Figure 6From: Accelerating Seismic Computations Using Customized Number Representations on FPGAs Maximum and average errors for the calculation of the table index when using and not using the shifting mechanism in fixed-point designs, with different uniform bit-width values from 10 to 20. Back to article page